

# Dramatic reduction of gate leakage current of ultrathin oxides through oxide structure modification <sup>☆</sup>

Zhi Chen <sup>\*</sup>, Jun Guo

Department of Electrical & Computer Engineering and Center for Nanoscale Science and Engineering, University of Kentucky,  
453 Anderson Tower, Lexington, KY 40506, USA

Received 16 April 2006; accepted 24 April 2006

The review of this paper was arranged by A.A. Iliadis and P.E. Thompson

## Abstract

We study in detail a new effect, *phonon-energy-coupling enhancement (PECE) effect*, produced by rapid thermal processing (RTP). It includes two aspects: (1) strengthening Si–D bonds and Si–O bonds and (2) change of energy band structure and effective mass. It is shown that not only Si–D bonds but also Si–O bonds have been strengthened dramatically, leading to enhancement of robustness of the oxide structure and the oxide/Si interface. For thick oxides ( $>3$  nm), the gate leakage current has been reduced by two-orders of magnitude and the breakdown voltage has been improved by  $\sim 30\%$  due to phonon energy coupling. For ultrathin oxides (2.2 nm), the direct tunnelling current has been reduced by five orders of magnitude, equivalent to that of  $\text{HfO}_2$ , probably due to increased effective mass and barrier height.

© 2006 Elsevier Ltd. All rights reserved.

**Keywords:** Gate oxide; Leakage current; Phonon; Coupling

## 1. Introduction

In order to pack more devices into a single chip and improve their performance, semiconductor industry has been aggressively scaling MOS devices. As gate oxide is scaled down to below 3 nm, one of the fundamental limitations is the exponential increase in gate leakage current due to quantum tunnelling [1]. High- $k$  gate oxides are considered as candidates to replace silicon dioxide or oxynitride [2–4]. However, there are a number of challenging issues facing high- $k$  gate oxides, e.g. threshold and flat-band voltage shifts, low mobility, and Fermi-level pinning at the metal-gate/oxide interface [2–4]. The most difficult issue

for high- $k$  gate oxides is the low- $k$  interfacial oxide layer, which dominates the dielectric constant. Therefore, this layer makes high- $k$  oxide very difficult to be scaled down to less than 0.5 nm. If the leakage current of the oxide or oxynitride can be reduced by several orders of magnitude through the structure modification, the oxide/oxynitride may be further scaled down to the ultimate limit.

In 1996, Lyding et al. [5] discovered the hydrogen/deuterium (H/D) isotope effect of hot-electron degradation of MOS transistors. This discovery has generated widespread interests [6–11]. However, the H/D isotope effect has no effect on improvement of gate oxide [10,11]. The Si–H/D bond-breaking at the  $\text{SiO}_2/\text{Si}$  interface is determined by two competing processes. One is that the energy of the bonds is accumulated through excitation by energetic hot electrons [12,13]. The other process is de-excitation where the bond energy is taken away by coupling [14]. It was suggested theoretically that the isotope effect is originated from the energy coupling from the Si–D bond to

<sup>☆</sup> Partial results of this paper have been published at 2005 International Semiconductor Device Research Symposium (ISDRS), Bethesda, MD, USA, December 7–9, 2005.

<sup>\*</sup> Corresponding author. Tel.: +1 859 257 230x268.

E-mail address: [zhichen@engr.uky.edu](mailto:zhichen@engr.uky.edu) (Z. Chen).

the Si–Si TO phonon mode, which significantly strengthens the Si–D bonds [14]. Wei et al. [15] confirmed the above theory based on study of vibrational modes of hydrogenated and deuteriated amorphous silicon. In 2000, one of us (Chen) noticed that there is large mismatch between the Si–D vibrational mode ( $510\text{ cm}^{-1}$ ) and the Si–Si TO phonon mode ( $495\text{ cm}^{-1}$ ) based on data of amorphous silicon and proposed a bold hypothesis that if a similar mismatch exists in the  $\text{SiO}_2/\text{Si}$  system and if the Si–D vibrational mode can be shifted toward the Si–Si TO mode, the H/D isotope effect might be dramatically enhanced [16]. In 2003, we confirmed Van de Walle and Jackson's theoretical prediction in the  $\text{SiO}_2/\text{Si}$  system using Fourier transform infrared (FTIR) spectroscopy [17]. There was a new finding that energy is also coupled from Si–D bonds to Si–O bonds (Rocking mode). The mismatch does exist in the  $\text{SiO}_2/\text{Si}$  system as shown in [17], i.e. the Si–D vibrational mode ( $490\text{ cm}^{-1}$ ) does not match the Si–Si TO mode ( $468\text{ cm}^{-1}$ ). In order to accomplish the above proposed objective [16], we attempted to shift the vibrational modes using mechanical and electrical stresses. However, no energy coupling enhancement was observed except for a small shift of the Si–Si TO mode ( $6\text{--}8\text{ cm}^{-1}$ ). After numerous trials and failures, we decided to pursue thermal stress.

The ideal thermal stress tool is rapid thermal process (RTP), widely used in semiconductor industry. By directly treating the furnace-grown  $\text{SiO}_2$  using RTP at  $1050\text{ }^\circ\text{C}$ , we discovered the *phonon-energy-coupling enhancement (PECE) effect* of the  $\text{SiO}_2/\text{Si}$  system [18–20]. To our great surprising, this effect results in strengthening not only Si–D bonds, leading to further improvement of hot-electron-induced degradation [18], but also Si–O bonds, leading to large reduction of leakage current and improvement of breakdown voltage of  $\text{SiO}_2$  [19,20]. Because of limited page space of the previous report and conference abstracts [18–20], it was impossible to have a thorough study of this effect. In this paper, we will study in detail the PECE effect using Fourier Transform Infrared spectroscopy (FTIR) and electrical characterization of MOS transistors and capacitors.

## 2. Experiment

In our proof-of-concept experiments, we used  $n^+$  silicon wafers ( $n = 1 \times 10^{19}\text{ cm}^{-3}$  and  $\rho = 5 \times 10^{-3}\text{ }\Omega\text{ cm}$ ) with (100) orientation, 50 mm (2 inch) in diameter, and  $\sim 0.3\text{ mm}$  in thickness. Because high-density electrons are present at the  $\text{SiO}_2/\text{Si}$  interface in MOS transistors, we use  $n^+$  silicon wafers to imitate the situation. The wafers were prepared using conventional RCA cleaning. For thick oxide ( $>3.5\text{ nm}$ ), thermal oxidation was performed in 100%  $\text{O}_2$  at  $900\text{ }^\circ\text{C}$ . For thin oxide ( $<3.5\text{ nm}$ ), thermal oxidation was performed in diluted oxygen (6%  $\text{O}_2$ ) at  $900\text{ }^\circ\text{C}$ . Because it is unlikely to have the exact same oxide for each wafer, in order to have accurate comparison, the oxidized wafer was cut into two half-wafers. One half-wafer was used as a control sample without further processing and the other half was subjected to rapid thermal processing

(Modular Process Technology Co. RTP-600S). The temperature was ramped up to  $1050\text{ }^\circ\text{C}$  at  $27\text{ }^\circ\text{C/s}$ , maintained for 1–4 min in  $\text{N}_2$ , and ramped down at  $50\text{ }^\circ\text{C/s}$ . Infrared absorbance spectra of the processed wafers were obtained immediately using a Fourier Transform Infrared (FTIR) Spectrometer (Thermo Electron Co., Nexus 470), in conjunction with a variable angle specular reflectance accessory (Pike VeeMax II). The spectral range was selected from  $400\text{ to }900\text{ cm}^{-1}$ , with a resolution of  $8\text{ cm}^{-1}$ . After this, the RTP processed wafer was annealed in furnace in 100%  $\text{D}_2$  or 100%  $\text{H}_2$  at  $450\text{ }^\circ\text{C}$  for 30 min, and then infrared spectra of the sample were obtained again. The MOS capacitors were also fabricated by direct evaporation of 120 nm-thick aluminium layer on top of the oxide using a shadow mask and 100-nm thick Al layer at the back of the exposed  $n^+$ -substrate. The MOS capacitors were annealed at  $450\text{ }^\circ\text{C}$  in 100%  $\text{D}_2$  or 100%  $\text{H}_2$  for 30 min. (During the manuscript proof reading, we found that the yield of 80% can be obtained if one performs deuterium anneal right after back Al contact deposition and before top Al gate deposition. No anneal should be performed after top Al gate deposition to avoid Al spiking effect.) The oxide thickness was measured using an ellipsometer (Gaertner Scientific Co.). The oxide quality was evaluated by measuring the gate leakage current of MOS capacitors using Agilent 4155B semiconductor analyzer. In order to perform  $C\text{--}V$  measurement, MOS capacitors on  $p^-\text{ Si}$  wafers ( $n = 4 \times 10^{15}\text{ cm}^{-3}$ ) were also fabricated using the above processes. High frequency  $C\text{--}V$  curves of MOS capacitors on  $p\text{-Si}$  wafers were measured using Keithley 590 CV analyzer.

## 3. Results and discussion

### 3.1. FTIR study of phonon energy coupling enhancement

Fig. 1 shows vibrational modes of an as-grown  $\text{SiO}_2/\text{Si}$  sample (Curve 1), a  $\text{SiO}_2/\text{Si}$  sample treated in RTP only




Fig. 1. FTIR spectra of  $\text{Si}/\text{SiO}_2$  samples (23 nm oxide) based on  $n^+$  wafers ( $n = 1 \times 10^{19}\text{ cm}^{-3}$  and  $\rho = 5 \times 10^{-3}\text{ }\Omega\text{ cm}$ ): (1) without any annealing, (2) with RTP annealing ( $1050\text{ }^\circ\text{C}$  in nitrogen for 4 min), and (3) with RTP ( $1050\text{ }^\circ\text{C}$  in nitrogen for 4 min) plus deuterium annealing ( $450\text{ }^\circ\text{C}$  for 30 min).

(Curve 2), and a SiO<sub>2</sub>/Si sample treated in RTP plus D<sub>2</sub> anneal (Curve 3). When the SiO<sub>2</sub> is subjected to RTP process only (Curve 2), the Si–Si TO phonon mode, Si–O TO rocking mode, and the Si–Si LO mode are dramatically enhanced. It should be noted that vibrational modes are not shifted after the RTP process on considering the resolution of 8 cm<sup>-1</sup>. The enhancement for the Si–Si TO mode is about 50%, which is much larger than that for deuterium anneal only (~25% [17]). When the SiO<sub>2</sub> is subjected to RTP plus D<sub>2</sub> anneal, the Si–Si TO phonon mode, Si–O TO rocking mode, and Si–D bending mode are all dramatically enhanced. The enhancement for the Si–Si TO mode is about 73% which is about three times larger than that for deuterium anneal only (~25% [17]).

The phonon-energy-coupling enhancement (PECE) effect might involve several chemical bonds at the interface and also in the bulk of oxide and Si, including Si–D, Si–Si, and Si–O bonds. The deuterium anneal itself results in weak phonon-energy coupling among the Si–D bending mode (490 cm<sup>-1</sup>), the Si–Si TO mode (468 cm<sup>-1</sup>), and the Si–O TO rocking mode (448 cm<sup>-1</sup>) (see Curve 2 and Curve 3 in Reference [17]). The RTP process alone results in larger phonon-energy coupling among the Si–Si TO mode (468 cm<sup>-1</sup>), the Si–O rocking mode (448 cm<sup>-1</sup>), and the Si–Si LO mode (435 cm<sup>-1</sup>) (see Curve 1 and Curve 2 in Fig. 1). The combination of the RTP and deuterium anneal results in the largest energy coupling (see Curve 1 and Curve 3 in Fig. 1). It is well-known in the infrared spectroscopy community that the surface plasmon on the nanoscale metallic islands also produces strong surface-enhanced IR spectra. There is some possibility that RTP might rough the surface of n<sup>+</sup> Si so that metallic islands-like structure might occur and thus the observed IR absorption enhancement might be caused by surface plasmon but not by energy coupling. In order to avoid the metallic island-like surface, we used n<sup>-</sup> wafer ( $n = 2 \times 10^{14} \text{ cm}^{-3}$  and  $\rho = 20.8 \Omega \text{ cm}$ ) for experiments. Fig. 2 shows that the IR absorption enhancement is clearly seen for the n<sup>-</sup> silicon wafers, thus it is highly likely that the enhancement is due to energy coupling.




Fig. 2. FTIR spectra of Si/SiO<sub>2</sub> wafers based on n<sup>-</sup> wafers ( $n = 2 \times 10^{14} \text{ cm}^{-3}$  and  $\rho = 20.8 \Omega \text{ cm}$ ): (1) without any annealing and (2) with RTP annealing (1050 °C in nitrogen for 2 min). The oxide thickness is 29 nm.




Fig. 3. FTIR spectra of thick-oxide samples (80 nm): Si/SiO<sub>2</sub> samples based on n<sup>+</sup> wafers ( $n = 1 \times 10^{19} \text{ cm}^{-3}$  and  $\rho = 5 \times 10^{-3} \Omega \text{ cm}$ ) without any annealing and with RTP annealing (1050 °C in nitrogen for 4 min).

We suggest that the thermally-induced PECE effect might be caused by change of the oxide microstructure (Stress and bond-angle change) due to thermal effect [21]. The rapid cooling-down (50 °C/s) likely preserve the microstructure change of the oxide, because we did not observe the PECE effect when the SiO<sub>2</sub>/Si sample was annealed in furnace for slow ramp-up (0.33 °C/s) and ramp-down (~0.1 °C/s). From Fig. 3, it can be seen that if the oxide is thicker than 800 Å, there is no PECE effect after the RTP process, except for a slight enhancement of the Si–Si LO mode. This thickness dependence suggests that it is a stress-related phenomenon. This also suggests that the PECE effect may not exist for the polysilicon/oxide stack that might have larger tolerance for thermal shock.

Because of the impact of the thermal shock during the RTP process, the more Si–Si TO, Si–O rocking and the Si–Si LO modes might be activated. The activated Si–Si TO modes and Si–O TO modes due to RTP may serve as energy sink for the Si–D bending mode. Therefore, the energy of the Si–D bending mode is more efficiently coupled to other modes after the RTP process, resulting in more robust Si–D bonds. The experimental results showed that the hot-electron degradation of MOS transistors processed in RTP plus D<sub>2</sub> anneal has been improved by 100 times over the devices annealed in D<sub>2</sub> only [18]. More details will be described below. Theoretically, the same argument may also be applied to the Si–O and Si–Si bonds, and thus more robust Si–O and Si–Si bonds may be expected. The direct experimental evidence for strengthening the Si–D and Si–O bonds is shown in the following paragraphs.

### 3.2. Strengthening Si–D bonds: improvement of hot-electron degradation

In order to have proof-of-concept experiments for energy coupling, we fabricated large-size MOS transistors. The same effect should be available at the scaled MOS devices. The MOS transistors following the conventional MOS processes. The thickness of the gate oxide is ~20 nm

with the gate length of 2  $\mu\text{m}$  and the gate width of 150  $\mu\text{m}$ . In addition to the conventional process, the unique process is to do RTP at 1050  $^{\circ}\text{C}$  in  $\text{N}_2$  for 2–4 min directly on the gate oxide right after the oxide growth and before deposition of the gate metal. After metallization, the deuterium anneal was carried out at 450  $^{\circ}\text{C}$  for 30 min in 100%  $\text{D}_2$ . The hot-electron degradation was characterized using Agilent 4155B semiconductor analyzer.

The MOS transistors were stressed at large drain and gate voltages to accelerate their degradation. From Fig. 4, it can be seen that the threshold voltage  $V_t$  shift of the transistor processed in RTP plus  $\text{D}_2$  anneal is dramatically suppressed. For  $\sim 10$  mV shift, the transistor processed in RTP plus deuterium anneal lasts 100 times longer than that processed in deuterium only. The transconductance degradation has also been improved as shown in Fig. 5. For  $\sim 3\%$  shift, the transistor processed in RTP plus  $\text{D}_2$  anneal lasts 100 times longer than that processed in deuterium only.




Fig. 4. Comparison of the threshold voltage shift of a MOS transistor processed in deuterium only with that processed in RTP plus deuterium anneal. The devices ( $L = 2 \mu\text{m}$ ,  $W = 150 \mu\text{m}$ , and  $T_{\text{ox}} \approx 20 \text{ nm}$ ) were stressed at  $V_G = 5 \text{ V}$  and  $V_D = 12 \text{ V}$ .




Fig. 5. Comparison of the transconductance degradation of a MOS transistor processed in deuterium only with that processed in RTP plus deuterium anneal. The devices ( $L = 2 \mu\text{m}$ ,  $W = 150 \mu\text{m}$ , and  $T_{\text{ox}} \approx 20 \text{ nm}$ ) were stressed at  $V_G = 5 \text{ V}$  and  $V_D = 12 \text{ V}$ .

### 3.3. Strengthening Si–O bonds: improvement of breakdown and reduction of leakage

Fig. 6 shows schematic of energy coupling from Si–O bonds to Si–Si and Si–D bonds. Fig. 7 shows the effect of H/D isotope effect on the leakage current of silicon dioxide. There is no difference for leakage current between the hydrogen-annealed oxide and the deuterium-annealed oxide. This also confirms previous reports [10,11]. It is interesting to examine the effect of RTP alone on the dielectric strength of oxides. Fig. 8 shows leakage currents of hydrogen-annealed and RTP plus hydrogen-annealed MOS capacitors. Because the vibrational mode of Si–H bonds is far away from the range of 490–448  $\text{cm}^{-1}$  [17], there is no energy coupling between the Si–H mode and the Si–Si TO and Si–O rocking modes. Thus, the results shown in Fig. 8 are exclusively from RTP. It can be seen that there is one-order-of-magnitude improvement for leakage current and 10% improvement for the breakdown voltage, resulting from RTP alone. With combination of RTP and deuterium anneal, the leakage current and




Fig. 6. Schematic illustration of phonon energy from the Si–O rocking mode coupled back to the Si–D bending mode and the Si–Si TO phonon mode.




Fig. 7. Gate leakage currents of silicon MOS capacitors with oxide thickness of 10.2 nm and area of  $4.24 \times 10^{-4} \text{ cm}^2$  annealed in hydrogen and deuterium (450  $^{\circ}\text{C}$  for 30 min).




Fig. 8. Gate leakage currents of silicon MOS capacitors with oxide thickness of 11.1 nm and area of  $4.24 \times 10^{-4}$  (cm<sup>2</sup>) with hydrogen anneal (450 °C for 30 min) and with RTP (1050 °C in nitrogen for 4 min) plus hydrogen anneal (450 °C for 30 min).

breakdown voltage are further improved as shown in Fig. 9. The leakage current has been improved by two orders of magnitude and the breakdown voltage has been improved by 30%. This result suggests that even if the energy of a single mode, the Si–O rocking mode, was coupled away, the Si–O bonds are significantly strengthened. The above results were obtained from thick oxides (~10 nm). We also fabricated MOS capacitors with thin oxides of 3.7 nm. It can be seen that there are still two-orders-of-magnitude reduction in leakage current and 30% improvement for the breakdown voltage for MOS capacitors processed using RTP plus deuterium anneal (see Fig. 10).

From Figs. 9 and 10, it is clearly seen that the breakdown voltage is increased by 30%. According to the established models [22,23], energetic tunnelling electrons induce defect generation, causing breakdown. With enhanced strength of Si–O bonds, defect generation is reduced, resulting in improved breakdown voltage. Therefore, we expect that the enhanced energy coupling may not only




Fig. 9. Gate leakage currents of silicon MOS capacitors with oxide thickness of 10.2 nm and area of  $4.24 \times 10^{-4}$  (cm<sup>2</sup>) with D<sub>2</sub> anneal only and with RTP (1050 °C in nitrogen for 4 min) plus deuterium anneal (450 °C for 30 min).




Fig. 10. Gate leakage currents of silicon MOS capacitors with oxide thickness of 3.7 nm and area of  $4.24 \times 10^{-4}$  (cm<sup>2</sup>) with D<sub>2</sub> anneal only and with RTP (1050 °C in nitrogen for 4 min) plus deuterium anneal (450 °C for 30 min).

reduce the leakage current but also enhance the reliability of ultra-thin oxides/oxy-nitrides.

### 3.4. Reduction of direct tunnelling current

For ultrathin oxide (< 3.5 nm), the dominant leakage current comes from the direct tunnelling. From quantum mechanics theory, the direct tunnelling current may not be affected by the strengthened Si–O bonds. However, to our great surprise, the oxide leakage current for a 2.2 nm-thick oxide is reduced by five orders of magnitude after RTP anneal for 1 min plus D<sub>2</sub> anneal (see Fig. 11). According to a theory proposed by Khairurrijal et al. [24] and refined by Stadelé et al. [25], the electron effective mass in the oxide layer tends to increase as the oxide thickness decreases to less than 2.8 nm due to the existence of compressive stress in the oxide layer near the oxide/Si interface. Based on their theory, we may suggest that the increase in




Fig. 11. Gate leakage current density of silicon MOS capacitors with oxide thickness of 2.2 nm on n<sup>+</sup> wafers ( $n = 1 \times 10^{19}$  cm<sup>-3</sup>) with deuterium anneal only (450 °C for 30 min) and with RTP (1050 °C in nitrogen for 1.0 min) plus deuterium anneal (450 °C for 30 min).

electron effective mass due to RTP-induced compress stress may reduce the leakage current. In addition, by fitting our J–V curves to the Simmons’ tunnel current theory [26], we find that after RTP the conduction-band barrier height between the oxide (2.2 nm) and Si is increased from 3.0 eV to 4.1 eV and the electron effective mass is slightly increased from 0.3  $m_0$  to 0.37  $m_0$  (The detail will be published elsewhere). Therefore, increase in both the effective mass and barrier height after RTP might lead to dramatic reduction of leakage current.

### 3.5. Factors affecting experimental results

It is of critical importance to examine whether the dramatic leakage current reduction is due to new physics or just thickened oxides due to RTP. Every time, the RTP chamber was flushed thoroughly using N<sub>2</sub> before processing and the oxide thickness was measured using an ellipsometer (Gaertner Scientific) before and after RTP. We did not observe any thickness change of oxides ranging from 1.7 to 80 nm after RTP. Table 1 shows the results of oxide thickness measured before and after RTP for ultrathin oxides. Capacitance–voltage (C–V) measurement was also carried out to clarify this issue. MOS capacitors based on p<sup>-</sup> substrates ( $4 \times 10^{15} \text{ cm}^{-3}$ ) were fabricated. Fig. 12 shows high frequency capacitance–voltage (C–V)

Table 1  
Comparison of oxide thickness measured before and after RTP

Sample no.	Oxidation parameters	$T_{\text{ox}}$ before RTP (Å)	$T_{\text{ox}}$ after RTP (Å)
#1110051	N <sub>2</sub> @1000 sccm, O <sub>2</sub> @20 sccm, 900 °C for 20 s	22.4	23.3
#0628052	N <sub>2</sub> @1000 sccm, O <sub>2</sub> @20 sccm, 900 °C for 10 s	19.8	20.9
#1110052	N <sub>2</sub> @2000 sccm, O <sub>2</sub> @20 sccm, 900 °C for 20 s	19.5	20.09




Fig. 12. High-frequency C–V curves of a control sample (before RTP) and samples after RTP at 1050 °C in nitrogen for 1 min with oxide thickness of 3 nm on p-Si ( $4 \times 10^{15} \text{ cm}^{-3}$ ). The samples were finally annealed in 100% D<sub>2</sub> at 450 °C for 30 min.




Fig. 13. High-frequency and quasi-static C–V curves of the RTP sample (1050 °C in nitrogen for 1.0 min) with oxide thickness of 7 nm on p-Si ( $4 \times 10^{15} \text{ cm}^{-3}$ ). The sample was finally annealed in 100% D<sub>2</sub> at 450 °C for 30 min.

curves for MOS capacitors with oxide of 3 nm before and after RTP. It is very hard to obtain quasi-static C–V curves for oxides thinner than 5 nm. It can be seen that the capacitance in accumulation was not changed after RTP, suggesting that the oxide thickness remains the same after RTP, which is in agreement with our measurements using ellipsometry. There is only a slight flatband-voltage shift after RTP (<0.2 V). Therefore, it is clear that the leakage current reduction is due to the new phenomena. Fig. 13 shows the quasi-static and high frequency curves of an oxide sample with a thickness of 7 nm. Excellent C–V curves suggest that excellent interface properties are maintained after RTP.

There are several puzzling phenomena that need to be clarified. The industry has been doing RTP for over 20 years. Why didn’t the industry find the PECE effect? This effect is very sensitive to processes and process parameters. For example, it is dependent on thickness (see Fig. 3), process temperature, process time-duration, and cooling rates. Some processes actually completely eliminate this effect. Using FTIR as a tool, we were able to exam various process steps. Based on our FTIR studies, we observed the following facts (the details will be published elsewhere). The effect is weakened when the RTP temperature is less than 900 °C. The RTP process time should be reduced as oxide thickness decreases. Our FTIR results also showed that IR enhancement disappeared when the RTP processed sample was exposed to plasma and reduced to half once it was immersed into the developer for regular photoresist (PR). Therefore, the key is to avoid exposure to plasma and the developer for regular PR. Therefore, it is unlikely that the PECE effect can be preserved after various plasma processes in industry. Our results in Fig. 11 (5 orders of leakage current reduction) was obtained from MOS capacitors fabricated by thermal evaporation of Al directly on oxides using a shadow mask without exposure to any chemical and waters. We also found that a PR with neutral developer, e.g. SU8, almost has no damage to this effect.

Although our finding was exclusively originated from our fundamental study of energy coupling of chemical bonds, later we also noticed that the inconsistent results were reported for rapid thermal oxidation (RTO) and rapid thermal nitridation (RTN). One group reported leakage current reduction (3 orders reduction) for RTP- or RTO grown oxynitrides [27] and majority of groups reported no reduction [28–31]. It is found that the one claiming large leakage current reduction [27] accidentally avoid the plasma process by using thermal evaporation of Al gate metal for MOS capacitors so that the PECE effect was preserved. However, the same group [27] also reported gate leakage current of NMOS transistors, which did not show any gate leakage current reduction (Fig. 7 of Ref. 27). This suggests that the PECE effect was lost in the followed plasma processes such as sputtering and dry etching processes during their transistor fabrication. Majority of people claiming no leakage current reduction actually used either too low temperature (800–850 °C) or too short time (10–20 s) in their RTO or RTN growth [28–30]. Therefore, the semiconductor industry did not find this effect simply because either it was lost in the followed plasma processes [27,31] or non-optimized RTP processes [28–30]. More processing experiments are needed to study how to preserve this effect. Further research is needed to understand fundamentally what causes the enhanced energy coupling. Fundamental understanding might lead to further improvement.

#### 4. Conclusions

We studied a new effect for the SiO<sub>2</sub>/Si system, *PECE effect*. It includes two aspects: (1) strengthening Si–D bonds and Si–O bonds and (2) change of energy band structure and effective mass. The vibrational modes of the Si–Si and Si–O bonds exhibit enhanced energy coupling when the rapid thermal processing (RTP) is directly applied to the SiO<sub>2</sub>/Si system. With combination of the RTP and deuterium (D) anneal, the strongest coupling among the Si–D, Si–Si, and Si–O bonds was observed. It is shown that not only Si–D bonds but also Si–O bonds have been strengthened dramatically, leading to enhancement of robustness of the oxide structure and the oxide/Si interface. The gate leakage current has been reduced by two-orders of magnitude and the breakdown voltage has been improved by ~30% for thick oxides (>3 nm) due to phonon energy coupling. The direct tunnelling current has been reduced by five-orders of magnitude, equivalent to that of HfO<sub>2</sub>, probably due to increased barrier height and effective mass. This effect may fundamentally impact the scaling and reliability of modern Si MOS technology.

#### Acknowledgements

This research is supported by National Science Foundation (ECS-0093156 and EPS- 0447479) and the Office of Vice President for Research, University of Kentucky. We

thank Dr. Chandan Samantaray, Pangleen Ong, and Wei Wen for technical assistance, and Dr. Janet Lumpp for fabrication of shadow masks. We also thank Prof. Fuqian Yang of University of Kentucky, Ross M. Boyle of Thermo Electron Corporation, and Si-Chen Lee of National Taiwan University for helpful suggestion.

#### References

- [1] Buchanan DA. Scaling the gate dielectric: materials, integration, and reliability. *IBM J Res Dev* 1999;43:245–64.
- [2] Onishi K, Choi RN, Kang CS, et al. Bias-temperature instabilities of polysilicon gate HfO<sub>2</sub> MOSFETs. *IEEE Trans Electron Dev* 2003;50:1517–24.
- [3] Ragnarsson LA, Pantisano L, Kaushik V, Saito SI, Shimamoto Y, De Gendt S, et al. The impact of sub monolayers of HfO<sub>2</sub> on the device performance of high-*k* based transistors. *IEDM Tech Digest* 2003:87–90.
- [4] Gusev EP, Buchanan DA, Carter E, Kumar A, DiMaria D, et al. Ultrathin high-*k* gate stacks for advanced CMOS devices. *IEDM Tech Digest* 2001:451–4.
- [5] Lyding JW, Hess K, Kizilyalli IC. Reduction of hot electron degradation in MOS transistors by deuterium processing. *Appl Phys Lett* 1996;68:2526–8.
- [6] Chen PJ, Wallace RM. Examination of deuterium transport through device structures. *Appl Phys Lett* 1998;73:3441–3.
- [7] Clark WF, Ference TG, Hook TB, Watson KM, Mittl SW, Burnham JS, et al. Process stability of deuterium-annealed MOSFETs. *IEEE Electron Dev Lett* 1999;20:48–50.
- [8] Devine RAB, Autran J-L, Warren WL, Vanheusdan KL, Roastaing J-C. Interfacial hardness enhancement in deuterium annealed 0.25 μm channel metal oxide semiconductor transistors. *Appl Phys Lett* 1997;70:2999–3002.
- [9] Misra D, Jarwal RK. Interface hardening with deuterium implantation. *J Electrochem Soc* 2002;149:G 446–50.
- [10] Chen Z, Hess K, Lee J, Lyding JW, Rosenbaum E, Kizilyalli I, et al. On the mechanism for interface trap generation in MOS transistors due to channel hot carrier stressing. *IEEE Electron Dev Lett* 2000;21:24–6.
- [11] Li E, Rosenbaum E, Tao J, Yeap GCF, Lin MR, Fang P, et al. Hot-carrier effects in nMOSFETs in 0.1 μm CMOS technology. *Proc IEEE Int Reliability Phys Symp* 1999:253–8.
- [12] Shen TC, Wang C, Ablen GC, Tucker JR, Lyding JW, Avouris P, et al. Atomic-scale desorption through electronic and vibrational excitation mechanisms. *Science* 1995;268:1590–2.
- [13] Chen Z, Ong P, Mylin AK, Singh V. Direct evidence of multiple vibrational excitation for the Si–H/D bond breaking in metal-oxide-semiconductor transistors. *Appl Phys Lett* 2002;81:3278–80.
- [14] Van de Walle CG, Jackson WB. Comment on reduction of hot electron degradation in metal oxide semiconductor transistors by deuterium processing. *Appl Phys Lett* 1996;69:2441.
- [15] Wei JH, Sun MS, Lee SC. A possible mechanism for improved light-induced degradation in deuterated amorphous silicon alloy. *Appl Phys Lett* 1997;71:1498–500.
- [16] Chen Z. Career: fundamental reliability physics of MOS devices based on deuterium isotope effects. Washington, DC: National Science Foundation Proposal # 0093156; 2000.
- [17] Chen Z, Guo J, Ong P. Evidence for energy coupling from the Si–D vibration mode to the Si–Si and Si–O vibration modes at the SiO<sub>2</sub>/Si interface. *Appl Phys Lett* 2003;83:2151–3.
- [18] Chen Z, Guo J. Dramatic enhancement of phonon energy coupling at the SiO<sub>2</sub>/Si interface due to rapid thermal processing of the gate oxide. Presented at the 35th IEEE SISC, San Diego, CA, USA; 2004 December 9–11.
- [19] Chen Z, Guo J, Samantaray C. Dramatic reduction of gate leakage current of ultrathin oxides through oxide structure modification.

- In: Proc 2005 Int Semiconductor Device Res Symp (ISDRS), Bethesda, MD, USA; 2005, December 7–9.
- [20] Chen Z, Guo J, Yang FQ. Phonon-energy-coupling enhancement: strengthening the chemical bonds of the SiO<sub>2</sub>/Si system. *Appl Phys Lett* 2006;88:082905.
- [21] Queeney KT, Weldon MK, Chang JP, Chabal YJ, Gurevich AB, Sapjeta J, et al. Infrared spectroscopic analysis of the Si/SiO<sub>2</sub> interface structure of thermally oxidized silicon. *J Appl Phys* 2000;87:1322–30.
- [22] Suehle JS. Ultrathin gate oxide reliability: physical models, statistics, and characterization. *IEEE Trans Electron Dev* 2002;49:958–71.
- [23] Mizubayashi W, Yoshida Y, Murakami H, Miyazaki S, Hirose M. Statistical analysis of soft and hard breakdown in 1.9–4.8 nm-thick gate oxides. *IEEE Electron Dev Lett* 2004;25:305–7.
- [24] Khairurrijal B, Mizubayashi W, Miyazaki S, Hirose M. Analytical model of direct tunnel current through ultrathin gate oxides. *J Appl Phys* 2000;87:3000–5.
- [25] Stadele M, Sacconi F, DiCarlo A, Lugli P. Enhancement of the effective tunnel mass in ultrathin silicon dioxide layers. *J Appl Phys* 2003;93:2681–90.
- [26] Simmons JG. Generalized formula for the electric tunnel effect between similar electrodes separated by a thin insulating film. *J Appl Phys* 1963;34:1793–803.
- [27] Chung HYA, Dietl W, Niess J, Nenyai Z, Lerch W, Wiczorek K, et al. NH<sub>3</sub>-RTP grown ultrathin oxynitride layers for MOS gate applications. *Mater Sci Eng B* 2005;118:55–9.
- [28] Hong CC, Hwu JG. Stress distribution on (100) Si wafer mapped by novel *I–V* analysis of MOS tunnelling diodes. *IEEE Electron Dev Lett* 2003;24:408–10.
- [29] Yang YL, Hwu JG. Quality improvement of ultrathin gate oxide by using thermal growth followed by SF ANO technique. *IEEE Electron Dev Lett* 2004;25:687–9.
- [30] Momose HS, Ono M, Yoshitomi T, Ohguro T, Nakamura SI, Saito M, et al. 1.5 nm direct-tunneling gate oxide Si MOSFETs. *IEEE Trans Electron Dev* 1996;43:1233–42.
- [31] He YD, Xu MZ, Tan CH. Effects of plasma nitridation on ultra-thin gate oxide electrical and reliability characteristics. *Solid State Electron* 2005;49:57–61.